Skip to content

Holy-Mahdi/SystemVerilog-RISC-V-Core

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

15 Commits
images
images
 
 
rtl
rtl
 
 
README.md
README.md
 
 

Repository files navigation

RV32I Pipeline Processor

RV32I Datapath

About

A high-performance 5-stage pipelined RISC-V RV32I core implemented in SystemVerilog with full ISA compliance, hazard detection, and comprehensive verification.

Topics

open-source cpu fpga hardware processor verification embedded-systems microprocessor educational systemverilog computer-architecture hazard-detection risc hdl vlsi risc-v digital-design rv32i pipeli pipelined-processor

Resources

Readme
Activity

Stars

0 stars

Watchers

0 watching

Forks

0 forks
Report repository

Contributors

Languages