5-Stage Pipelined RISC-V CPU utilizing the RV32I ISA, featuring dynamic branch prediction. Designed, verified, performance tested, and ASIC-flowed
-
Updated
Aug 23, 2026 - Python
5-Stage Pipelined RISC-V CPU utilizing the RV32I ISA, featuring dynamic branch prediction. Designed, verified, performance tested, and ASIC-flowed
SystemVerilog and UVM verification of an 8x8 SRAM memory controller with coverage, scoreboard, regression scripts, and bug-demo dashboard.
32-bit Single Precision Floating point Multiplication
SystemVerilog implementation of AES-128 encryption and decryption , designed for resource efficiency
Add a description, image, and links to the directed-testing topic page so that developers can more easily learn about it.
To associate your repository with the directed-testing topic, visit your repo's landing page and select "manage topics."