A high-performance C++ simulator that models the complete MMU pipeline, including TLB caching, page table translation, and hardware latency metrics. It implements FIFO, LRU, and Optimal replacement algorithms to analyze page fault rates and calculate the system's Effective Access Time (EAT).