You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Design and implementation of a custom 16-bit MIPS-like RISC CPU in SystemVerilog, developed as an academic computer architecture project and deployed on an FPGA.