test vmulh_lane_f16 in intrinsic test
#1998
+0
−6
Merged
Loading