Skip to content

@pulp-platform pulp-platform

Change the repository type filter

All

    Repositories list

    322 repositories

    • cva6

      Public
      This is the fork of CVA6 intended for PULP development.
      Assembly
      •
      Other
      •936•22•1•8•Updated May 1, 2026May 1, 2026

    • snitch_cluster

      Public
      An energy-efficient RISC-V floating-point compute cluster.
      C
      •
      Apache License 2.0
      •101•130•17•2•Updated Apr 30, 2026Apr 30, 2026

    • common_cells

      Public
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •196•738•25•10•Updated Apr 30, 2026Apr 30, 2026

    • llvm-project

      Public
      C++
      •17k•14•7•1•Updated Apr 30, 2026Apr 30, 2026

    • riscv-opcodes

      Public
      RISC-V Opcodes
      Python
      •
      Other
      •365•9•0•3•Updated Apr 30, 2026Apr 30, 2026

    • spatz

      Public
      Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
      C
      •
      Apache License 2.0
      •44•149•6•6•Updated Apr 30, 2026Apr 30, 2026

    • gwaihir

      Public
      aka Lago-Mio
      C
      •
      Other
      •1•2•0•2•Updated Apr 30, 2026Apr 30, 2026

    • bender

      Public
      A dependency management tool for hardware projects.
      Rust
      •
      Apache License 2.0
      •59•365•25•9•Updated Apr 30, 2026Apr 30, 2026

    • hci

      Public
      Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
      SystemVerilog
      •
      Other
      •20•16•5•7•Updated Apr 30, 2026Apr 30, 2026

    • FlooNoC

      Public
      A Fast, Low-Overhead On-chip Network
      SystemVerilog
      •
      Apache License 2.0
      •61•288•23•5•Updated Apr 30, 2026Apr 30, 2026

    • redundancy_cells

      Public
      SystemVerilog IPs and Modules for architectural redundancy designs.
      SystemVerilog
      •
      Other
      •10•20•0•5•Updated Apr 30, 2026Apr 30, 2026

    • Onnx4Deeploy

      Public
      A comprehensive framework for ONNX model generation, optimization, and deployment for Deeploy.
      Python
      •5•7•0•2•Updated Apr 29, 2026Apr 29, 2026

    • magia-sdk

      Public
      C
      •9•5•0•6•Updated Apr 29, 2026Apr 29, 2026

    • cheshire

      Public
      A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
      asicfpgasimulation
      asicfpgasimulationriscvsystemverilogrtl-design
      Verilog
      •
      Other
      •106•331•18•21•Updated Apr 29, 2026Apr 29, 2026

    • cvfpu

      Public
      Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
      SystemVerilog
      •
      Apache License 2.0
      •156•19•0•6•Updated Apr 29, 2026Apr 29, 2026

    • datamover

      Public
      SystemVerilog
      •
      Other
      •2•1•7•1•Updated Apr 29, 2026Apr 29, 2026

    • MAGIA

      Public
      Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
      C
      •
      Apache License 2.0
      •6•19•10•3•Updated Apr 29, 2026Apr 29, 2026

    • pulp-nn-mixed

      Public
      C
      •10•14•1•0•Updated Apr 29, 2026Apr 29, 2026

    • AraXL

      Public
      A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
      C
      •
      Other
      •5•7•1•1•Updated Apr 29, 2026Apr 29, 2026

    • pulp_cluster

      Public
      The multi-core cluster of a PULP system.
      SystemVerilog
      •
      Other
      •35•113•5•3•Updated Apr 29, 2026Apr 29, 2026

    • axi_llc

      Public
      SystemVerilog
      •
      Other
      •23•35•5•7•Updated Apr 28, 2026Apr 28, 2026

    • dram_rtl_sim

      Public
      SystemVerilog
      •
      Other
      •10•19•1•1•Updated Apr 28, 2026Apr 28, 2026

    • auteur

      Public
      The avant-garde tensor unit?
      SystemVerilog
      •
      Other
      •0•1•0•0•Updated Apr 27, 2026Apr 27, 2026

    • croc

      Public
      A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
      asicriscvsystemverilog
      asicriscvsystemverilogrtl-design
      SystemVerilog
      •
      Other
      •112•229•3•7•Updated Apr 27, 2026Apr 27, 2026

    • ManyRVData

      Public
      C
      •3•3•0•4•Updated Apr 27, 2026Apr 27, 2026

    • control-pulp

      Public
      C
      •
      Other
      •4•9•1•3•Updated Apr 24, 2026Apr 24, 2026

    • ara

      Public
      The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
      asiccpuvector
      asiccpuvectorriscvararvvrv64gcv
      C
      •
      Other
      •183•515•92•9•Updated Apr 24, 2026Apr 24, 2026

    • udma_filter

      Public
      A uDMA peripheral to allow memory to memory transfers and linear algebra operations
      SystemVerilog
      •7•3•0•0•Updated Apr 23, 2026Apr 23, 2026

    • cv32e40p

      Public
      CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
      SystemVerilog
      •
      Other
      •527•20•0•0•Updated Apr 23, 2026Apr 23, 2026

    • cluster_interconnect

      Public
      SystemVerilog
      •
      Other
      •16•17•1•3•Updated Apr 23, 2026Apr 23, 2026
    ProTip! When viewing an organization's repositories, you can use the props. filter to filter by custom property.