Skip to content

Strengthen Illegal Instruction Handling by Eliminating All Side Effects in Decoder + Testbench#2393

Open
Anubhav-30 wants to merge 1 commit intolowRISC:masterfrom
Anubhav-30:fix/illegal-instruction-full-safety
Open

Strengthen Illegal Instruction Handling by Eliminating All Side Effects in Decoder + Testbench#2393
Anubhav-30 wants to merge 1 commit intolowRISC:masterfrom
Anubhav-30:fix/illegal-instruction-full-safety

Conversation

@Anubhav-30
Copy link
Copy Markdown

This PR strengthens illegal instruction handling in the decoder by ensuring that
no unintended side effects occur when an illegal instruction is detected.

Enhancements include:

  • Disabling all register file reads and writes
  • Blocking memory requests and write operations
  • Preventing control flow changes (branch/jump)
  • Disabling CSR access and enforcing safe CSR operation
  • Blocking instruction cache invalidation

A SystemVerilog testbench is included to verify that all side effects are fully suppressed.

This improves decoder robustness and aligns behavior with safe pipeline design practices.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant