Add: Pipeline stall request signal for RAW hazard handling in decoder#2382
Open
Anubhav-30 wants to merge 1 commit intolowRISC:masterfrom
Open
Add: Pipeline stall request signal for RAW hazard handling in decoder#2382Anubhav-30 wants to merge 1 commit intolowRISC:masterfrom
Anubhav-30 wants to merge 1 commit intolowRISC:masterfrom
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR enhances the Ibex decoder by introducing a stall request signal
(stall_req_o) based on RAW (Read After Write) hazard detection.
When a hazard is detected, stall_req_o is asserted to indicate that the
pipeline should be temporarily stalled to prevent incorrect operand usage
due to data dependencies between instructions.
This change builds upon basic hazard detection and provides a clean,
non-intrusive interface for future pipeline control improvements such as
stalling and forwarding.
Key points:
This contribution improves pipeline reliability and aligns with standard
CPU microarchitecture design practices.