verilog-halfAdder

Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench. By definition, a half adder is a digital circuit that receives two (one bit binary) inputs A and B, and outputs both their sum and carry.