Skip to content

akira2963753/mips-5stage-cpu

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

104 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

NTUST-EE 2025 Computer Organization

This is the course content for NTUST-EE 2025 Computer Organization.
The code in this GitHub repository is provided for reference purposes only.
If you encounter any issues, feel free to contact "harry2963753@gmail.com".
Do not plagiarize — the professor will check for academic violations.

Development Environment :

RTL Simulator : ModelSim-Intel FPGA Standard Edition, Version 20.1.1, windows
Synthesis Tool : The OpenROAD-flow-scripts from github
MIPS Decoder and Corrector : It can help you to transfer .asm to Instruction Memory and verify your answer, Python

Area/Critical Path Slack Ranking and Final Score :

Project Part Area Critical Path Slack Ranking Score
PA1 CompMultiplier 1223.334 4.5237 1% 100
PA1 CompDivider 1223.068 4.4499 1% 100
PA2 SimpleCPU (MemSize=128) 33743.972 4.4097 1% 100
PA2 SimpleCPU (MemSize=12) 14098.532 4.4039 1% 100
PA3 FinalCPU (MemSize=32) 18500.034 4.2721(1.7721+2.5) 1% 100

Final CPU : 5-Stage Pipelined Processor with Forwarding and Hazard Detection

image

About

This is NTUST-EE 2025 Computer Organization, the course's final project is the implementation of the 5-stage pipelined cpu based on mips.

Topics

Resources

License

Stars

Watchers

Forks

Contributors