GitHub - Madhu-Krishnan-A-P/decoder: Implements a 3-to-8 line decoder using gate-level logic in Verilog. Converts a 3-bit binary input into a corresponding one-hot output across 8 lines (D0–D7). Features: Gate-level realization, Truth table-based logic equations, Behavioral simulation with 8 input combinations

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Experiment 3.pdf		Experiment 3.pdf
decoder.v		decoder.v
testbench.v		testbench.v

About

Implements a 3-to-8 line decoder using gate-level logic in Verilog. Converts a 3-bit binary input into a corresponding one-hot output across 8 lines (D0–D7). Features: Gate-level realization, Truth table-based logic equations, Behavioral simulation with 8 input combinations

decoder verilog vlsi testbench digital-design structural-design behavioural-simulation behavioural-design