Skip to content

Esim added IC file for the semester long internship spring 2026, by Aarpan Thapa #594

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
iarpan1 wants to merge 10 commits into
base: master
Choose a base branch
from
Open

Esim added IC file for the semester long internship spring 2026, by Aarpan Thapa #594

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
1dce2dd
added subcircuit 74ls93
iarpan1 Jul 10, 2026
fef1aa3
added subcircuit 74ls175
iarpan1 Jul 10, 2026
39668d7
added subcircuit 74ls181
iarpan1 Jul 10, 2026
58aecb7
added subcircuit 74ls374
iarpan1 Jul 10, 2026
3dfe6e8
added subcircuit 74ls670
iarpan1 Jul 10, 2026
7fe7d6f
added subcircuit 74lv157
iarpan1 Jul 10, 2026
54c78ab
added subcircuit 4024bc
iarpan1 Jul 10, 2026
8414e85
added subcircuit DM74ls173
iarpan1 Jul 10, 2026
84bb5cc
added subcircuit sn74ls244
iarpan1 Jul 10, 2026
fa8ba34
added subcircuit sn5470
iarpan1 Jul 10, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
15 changes: 15 additions & 0 deletions library/SubcircuitLibrary/74ls175/74ls175.cir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,15 @@
.title KiCad schematic
U3 D1 plot_v1
U2 CLK plot_v1
v3 D1 GND pulse(0 5 0 1n 1n 750u 1500u)
v2 CLK GND pulse(0 5 0 1n 1n 1.25m 2.5m)
U1 clr plot_v1
v1 clr GND 5
U4 clr CLK D1 Net-_U4-Pad4_ Net-_U4-Pad5_ Net-_U4-Pad6_ adc_bridge_3
X1 Net-_U4-Pad4_ Net-_U5-Pad1_ Net-_U5-Pad2_ Net-_U4-Pad6_ unconnected-_X1-Pad5_ unconnected-_X1-Pad6_ unconnected-_X1-Pad7_ unconnected-_X1-Pad8_ Net-_U4-Pad5_ unconnected-_X1-Pad10_ unconnected-_X1-Pad11_ unconnected-_X1-Pad12_ unconnected-_X1-Pad13_ unconnected-_X1-Pad14_ unconnected-_X1-Pad15_ unconnected-_X1-Pad16_ 74ls175
U5 Net-_U5-Pad1_ Net-_U5-Pad2_ Q1 Q1N dac_bridge_2
R2 Q1N GND 1k
U7 Q1N plot_v1
R1 Q1 GND 1k
U6 Q1 plot_v1
.end
36 changes: 36 additions & 0 deletions library/SubcircuitLibrary/74ls175/74ls175.cir.out
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,36 @@
.title kicad schematic

.include 74ls175_ic.sub
* u3 d1 plot_v1
* u2 clk plot_v1
v3 d1 gnd pulse(0 5 0 1n 1n 750u 1500u)
v2 clk gnd pulse(0 5 0 1n 1n 1.25m 2.5m)
* u1 clr plot_v1
v1 clr gnd 5
* u4 clr clk d1 net-_u4-pad4_ net-_u4-pad5_ net-_u4-pad6_ adc_bridge_3
x1 net-_u4-pad4_ net-_u5-pad1_ net-_u5-pad2_ net-_u4-pad6_ unconnected-_x1-pad5_ unconnected-_x1-pad6_ unconnected-_x1-pad7_ unconnected-_x1-pad8_ net-_u4-pad5_ unconnected-_x1-pad10_ unconnected-_x1-pad11_ unconnected-_x1-pad12_ unconnected-_x1-pad13_ unconnected-_x1-pad14_ unconnected-_x1-pad15_ unconnected-_x1-pad16_ 74ls175_ic
* u5 net-_u5-pad1_ net-_u5-pad2_ q1 q1n dac_bridge_2
r2 q1n gnd 1k
* u7 q1n plot_v1
r1 q1 gnd 1k
* u6 q1 plot_v1
a1 [clr clk d1 ] [net-_u4-pad4_ net-_u4-pad5_ net-_u4-pad6_ ] u4
a2 [net-_u5-pad1_ net-_u5-pad2_ ] [q1 q1n ] u5
* Schematic Name: adc_bridge_3, Ngspice Name: adc_bridge
.model u4 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name: dac_bridge_2, Ngspice Name: dac_bridge
.model u5 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 )
.tran 50e-06 10e-03 0e-00

* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
plot v(d1)
plot v(clk)
plot v(clr)
plot v(q1n)
plot v(q1)
.endc
.end
Loading