An AES IP design in SystemVerilog, ultilizing dual clocks and supporting reconfigurable SBox and timing.
The code is written for Engineering Design Course VI.
This README file will be supplemented after latest code is found. (The content in this repo currently is a snapshot during development.)
Development files were found. Documentation work will be supplemented soon.