Skip to content

Commit 6658049

Browse files
Komal-BajajKomal-Bajaj
authored
Prepare qcom-next based on tag 'Linux 6.19-rc5' of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
tech/bsp/clk 567d776 19 tech/security/firmware-smc a50984a 2 tech/bsp/soc-infra 2949741 9 tech/bsp/remoteproc 27311a4 15 tech/bus/peripherals 486bcf7 1 tech/bus/pci/all 2fdd372 9 tech/bus/usb/dwc 49ac8e0 2 tech/bus/usb/phy 9e7d778 13 tech/debug/hwtracing 88c50d8 27 tech/pmic/misc 91e88b9 16 tech/pmic/regulator 81fc8fb 6 tech/mem/iommu 486a41c 2 tech/mm/audio/all ce10fd3 4 tech/mm/camss d1d2c38 3 tech/mm/drm 9bb86be 28 tech/mm/fastrpc 844e24f 4 tech/mm/video 4871417 16 tech/mm/gpu 1651b6d 5 tech/mproc/rpmsg c3875d9 1 tech/net/ath dd2aee0 20 tech/net/eth c280d7e 1 tech/net/bluetooth ee968c9 3 tech/pm/power 7b7e779 7 tech/pm/thermal 363f414 3 tech/security/crypto fa6b06a 11 tech/storage/all ba8c93d 6 tech/all/dt/qcs6490 87b5b8c 7 tech/all/dt/qcs9100 d8bc255 14 tech/all/dt/qcs8300 03de422 27 tech/all/dt/qcs615 648a531 11 tech/all/dt/hamoa 4c89453 11 tech/all/dt/glymur b6ddb1f 27 tech/all/dt/kaanapali 15ce26e 6 tech/all/dt/pakala b4ebc9f 9 tech/all/config d2f2062 35 tech/overlay/dt 50f2b36 15 tech/all/workaround ec47ebe 3 tech/mproc/all d19a4c1 5 tech/noup/debug/all 1c86d19 5
2 parents 0f61b18 + 7eb350b commit 6658049

327 files changed

Lines changed: 68791 additions & 1737 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

‎Documentation/ABI/testing/configfs-stp-policy-p_ost‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
What: /config/stp-policy/<device>:p_ost.<policy>/<node>/entity
2+
Date: Oct 2025
3+
KernelVersion: 6.18
4+
Description:
5+
Set the entity which is to identify the source, RW.
6+

‎Documentation/ABI/testing/sysfs-bus-coresight-devices-ctcu‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
What: /sys/bus/coresight/devices/<ctcu-name>/irq_threshold
2+
Date: Dec. 2025
3+
KernelVersion: 6.19
4+
Contact: Tingwei Zhang <tingwei.zhang@oss.qualcomm.com>; Jinlong Mao <jinlong.mao@oss.qualcomm.com>; Jie Gan <jie.gan@oss.qualcomm.com>
5+
Description:
6+
(RW) Configure the IRQ value for byte-cntr register.

‎Documentation/ABI/testing/sysfs-bus-coresight-devices-cti‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -245,3 +245,14 @@ Date: Aug 2025
245245
KernelVersion 6.18
246246
Contact: Mao Jinlong <quic_jinlmao@quicinc.com>
247247
Description: (Read) Show hardware context information of device.
248+
249+
What: /sys/bus/coresight/devices/<cti-name>/regs/ext_reg_sel
250+
Date: Dec 2025
251+
KernelVersion: 6.19
252+
Contact: Mao Jinlong <jinlong.mao@oss.qualcomm.com>
253+
Description: (RW) Select the index for extended registers.
254+
QCOM CTI supports up to 128 triggers, there are 6 registers
255+
need to be expanded to up to 4 instances:
256+
CTITRIGINSTATUS, CTITRIGOUTSTATUS,
257+
ITTRIGIN, ITTRIGOUT,
258+
ITTRIGINACK, ITTRIGOUTACK.

‎Documentation/ABI/testing/sysfs-bus-coresight-devices-tgu‎

Lines changed: 51 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,51 @@
1+
What: /sys/bus/coresight/devices/<tgu-name>/enable_tgu
2+
Date: December 2025
3+
KernelVersion 6.18
4+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
5+
Description:
6+
(RW) Set/Get the enable/disable status of TGU
7+
Accepts only one of the 2 values - 0 or 1.
8+
0 : disable TGU.
9+
1 : enable TGU.
10+
11+
What: /sys/bus/coresight/devices/<tgu-name>/step[0:7]_priority[0:3]/reg[0:17]
12+
Date: December 2025
13+
KernelVersion 6.18
14+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
15+
Description:
16+
(RW) Set/Get the sensed signal with specific step and priority for TGU.
17+
18+
What: /sys/bus/coresight/devices/<tgu-name>/step[0:7]_condition_decode/reg[0:3]
19+
Date: December 2025
20+
KernelVersion 6.18
21+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
22+
Description:
23+
(RW) Set/Get the decode mode with specific step for TGU.
24+
25+
What: /sys/bus/coresight/devices/<tgu-name>/step[0:7]_condition_select/reg[0:3]
26+
Date: December 2025
27+
KernelVersion 6.18
28+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
29+
Description:
30+
(RW) Set/Get the next action with specific step for TGU.
31+
32+
What: /sys/bus/coresight/devices/<tgu-name>/step[0:7]_timer/reg[0:1]
33+
Date: December 2025
34+
KernelVersion 6.18
35+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
36+
Description:
37+
(RW) Set/Get the timer value with specific step for TGU.
38+
39+
What: /sys/bus/coresight/devices/<tgu-name>/step[0:7]_counter/reg[0:1]
40+
Date: December 2025
41+
KernelVersion 6.18
42+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
43+
Description:
44+
(RW) Set/Get the counter value with specific step for TGU.
45+
46+
What: /sys/bus/coresight/devices/<tgu-name>/reset_tgu
47+
Date: December 2025
48+
KernelVersion 6.18
49+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Songwei Chai <songwei.chai@oss.qualcomm.com>
50+
Description:
51+
(Write) Write 1 to reset the dataset for TGU.

‎Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda‎

Lines changed: 50 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
What: /sys/bus/coresight/devices/<tpda-name>/trig_async_enable
2+
Date: October 2025
3+
KernelVersion: 6.19
4+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
5+
Description:
6+
(RW) Enable/disable cross trigger synchronization sequence interface.
7+
8+
What: /sys/bus/coresight/devices/<tpda-name>/trig_flag_ts_enable
9+
Date: October 2025
10+
KernelVersion: 6.19
11+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
12+
Description:
13+
(RW) Enable/disable cross trigger FLAG packet request interface.
14+
15+
What: /sys/bus/coresight/devices/<tpda-name>/trig_freq_enable
16+
Date: October 2025
17+
KernelVersion: 6.19
18+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
19+
Description:
20+
(RW) Enable/disable cross trigger FREQ packet request interface.
21+
22+
What: /sys/bus/coresight/devices/<tpda-name>/freq_ts_enable
23+
Date: October 2025
24+
KernelVersion: 6.19
25+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
26+
Description:
27+
(RW) Enable/disable the timestamp for all FREQ packets.
28+
29+
What: /sys/bus/coresight/devices/<tpda-name>/global_flush_req
30+
Date: October 2025
31+
KernelVersion: 6.19
32+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
33+
Description:
34+
(RW) Set global (all ports) flush request bit. The bit remains set until a
35+
global flush request sequence completes.
36+
37+
What: /sys/bus/coresight/devices/<tpda-name>/cmbchan_mode
38+
Date: October 2025
39+
KernelVersion: 6.19
40+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
41+
Description:
42+
(RW) Configure the CMB/MCMB channel mode for all enabled ports.
43+
Value 0 means raw channel mapping mode. Value 1 means channel pair marking mode.
44+
45+
What: /sys/bus/coresight/devices/<tpda-name>/port_flush_req
46+
Date: October 2025
47+
KernelVersion: 6.19
48+
Contact: Jinlong Mao <jinlong.mao@oss.qualcomm.com>, Tao Zhang <tao.zhang@oss.qualcomm.com>, Jie Gan <jie.gan@oss.qualcomm.com>
49+
Description:
50+
(RW) Configure the bit i to requests a flush operation of port i on the TPDA.

‎Documentation/ABI/testing/sysfs-class-reboot-mode-reboot_modes‎

Lines changed: 39 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,39 @@
1+
What: /sys/class/reboot-mode/<driver>/reboot_modes
2+
Date: August 2025
3+
KernelVersion: 6.17.0-rc1
4+
Contact: linux-pm@vger.kernel.org
5+
Description:
6+
This interface exposes the reboot-mode arguments
7+
registered with the reboot-mode framework. It is
8+
a read-only interface and provides a space
9+
separated list of reboot-mode arguments supported
10+
on the current platform.
11+
Example:
12+
recovery fastboot bootloader
13+
14+
The exact sysfs path may vary depending on the
15+
name of the driver that registers the arguments.
16+
Example:
17+
/sys/class/reboot-mode/nvmem-reboot-mode/reboot_modes
18+
/sys/class/reboot-mode/syscon-reboot-mode/reboot_modes
19+
/sys/class/reboot-mode/qcom-pon/reboot_modes
20+
21+
The supported arguments can be used by userspace
22+
to invoke device reset using the reboot() system
23+
call, with the "argument" as string to "*arg"
24+
parameter along with LINUX_REBOOT_CMD_RESTART2.
25+
Example:
26+
reboot(LINUX_REBOOT_MAGIC1, LINUX_REBOOT_MAGIC2,
27+
LINUX_REBOOT_CMD_RESTART2, "bootloader");
28+
29+
A driver can expose the supported arguments by
30+
registering them with the reboot-mode framework
31+
using the property names that follow the
32+
mode-<argument> format.
33+
Example:
34+
mode-bootloader, mode-recovery.
35+
36+
This attribute is useful for scripts or initramfs
37+
logic that need to programmatically determine
38+
which reboot-mode arguments are valid before
39+
triggering a reboot.

‎Documentation/devicetree/bindings/arm/arm,coresight-dynamic-funnel.yaml‎

Lines changed: 18 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -28,19 +28,32 @@ select:
2828
properties:
2929
compatible:
3030
contains:
31-
const: arm,coresight-dynamic-funnel
31+
enum:
32+
- arm,coresight-dynamic-funnel
33+
- arm,coresight-cpu-funnel
3234
required:
3335
- compatible
3436

3537
allOf:
3638
- $ref: /schemas/arm/primecell.yaml#
3739

40+
- if:
41+
properties:
42+
compatible:
43+
contains:
44+
const: arm,coresight-cpu-funnel
45+
then:
46+
required:
47+
- power-domains
48+
3849
properties:
3950
compatible:
40-
items:
41-
- const: arm,coresight-dynamic-funnel
42-
- const: arm,primecell
43-
51+
oneOf:
52+
- items:
53+
- const: arm,coresight-dynamic-funnel
54+
- const: arm,primecell
55+
- items:
56+
- const: arm,coresight-cpu-funnel
4457
reg:
4558
maxItems: 1
4659

‎Documentation/devicetree/bindings/arm/arm,coresight-dynamic-replicator.yaml‎

Lines changed: 18 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -28,18 +28,32 @@ select:
2828
properties:
2929
compatible:
3030
contains:
31-
const: arm,coresight-dynamic-replicator
31+
enum:
32+
- arm,coresight-dynamic-replicator
33+
- arm,coresight-cpu-replicator
3234
required:
3335
- compatible
3436

3537
allOf:
3638
- $ref: /schemas/arm/primecell.yaml#
3739

40+
- if:
41+
properties:
42+
compatible:
43+
contains:
44+
const: arm,coresight-cpu-replicator
45+
then:
46+
required:
47+
- power-domains
48+
3849
properties:
3950
compatible:
40-
items:
41-
- const: arm,coresight-dynamic-replicator
42-
- const: arm,primecell
51+
oneOf:
52+
- items:
53+
- const: arm,coresight-dynamic-replicator
54+
- const: arm,primecell
55+
- items:
56+
- const: arm,coresight-cpu-replicator
4357

4458
reg:
4559
maxItems: 1

‎Documentation/devicetree/bindings/arm/arm,coresight-tmc.yaml‎

Lines changed: 18 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -29,18 +29,32 @@ select:
2929
properties:
3030
compatible:
3131
contains:
32-
const: arm,coresight-tmc
32+
enum:
33+
- arm,coresight-tmc
34+
- arm,coresight-cpu-tmc
3335
required:
3436
- compatible
3537

3638
allOf:
3739
- $ref: /schemas/arm/primecell.yaml#
3840

41+
- if:
42+
properties:
43+
compatible:
44+
contains:
45+
const: arm,coresight-cpu-tmc
46+
then:
47+
required:
48+
- power-domains
49+
3950
properties:
4051
compatible:
41-
items:
42-
- const: arm,coresight-tmc
43-
- const: arm,primecell
52+
oneOf:
53+
- items:
54+
- const: arm,coresight-tmc
55+
- const: arm,primecell
56+
- items:
57+
- const: arm,coresight-cpu-tmc
4458

4559
reg:
4660
maxItems: 1

‎Documentation/devicetree/bindings/arm/psci.yaml‎

Lines changed: 43 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -98,6 +98,27 @@ properties:
9898
[1] Kernel documentation - ARM idle states bindings
9999
Documentation/devicetree/bindings/cpu/idle-states.yaml
100100
101+
reboot-mode:
102+
type: object
103+
$ref: /schemas/power/reset/reboot-mode.yaml#
104+
unevaluatedProperties: false
105+
properties:
106+
# "mode-normal" is just SYSTEM_RESET
107+
mode-normal: false
108+
patternProperties:
109+
"^mode-.*$":
110+
minItems: 1
111+
maxItems: 2
112+
description: |
113+
Describes a vendor-specific reset type. The string after "mode-"
114+
maps a reboot mode to the parameters in the PSCI SYSTEM_RESET2 call.
115+
116+
Parameters are named mode-xxx = <type[, cookie]>, where xxx
117+
is the name of the magic reboot mode, type is the lower 31 bits
118+
of the reset_type, and, optionally, the cookie value. If the cookie
119+
is not provided, it is defaulted to zero.
120+
The 31st bit (vendor-resets) will be implicitly set by the driver.
121+
101122
patternProperties:
102123
"^power-domain-":
103124
$ref: /schemas/power/power-domain.yaml#
@@ -137,6 +158,15 @@ allOf:
137158
required:
138159
- cpu_off
139160
- cpu_on
161+
- if:
162+
not:
163+
properties:
164+
compatible:
165+
contains:
166+
const: arm,psci-1.0
167+
then:
168+
properties:
169+
reboot-mode: false
140170

141171
additionalProperties: false
142172

@@ -260,4 +290,17 @@ examples:
260290
domain-idle-states = <&cluster_ret>, <&cluster_pwrdn>;
261291
};
262292
};
293+
294+
- |+
295+
296+
// Case 5: SYSTEM_RESET2 vendor resets
297+
psci {
298+
compatible = "arm,psci-1.0";
299+
method = "smc";
300+
301+
reboot-mode {
302+
mode-edl = <0>;
303+
mode-bootloader = <1 2>;
304+
};
305+
};
263306
...

0 commit comments

Comments
 (0)