Skip to content

Commit 9f27a87

Browse files
naala-qcomkas User
authored andcommitted
arm64: dts: qcom: glymur-crd: Enable eDP display support
Enable the MDSS (Mobile Display SubSystem) along with the 3rd DisplayPort controller and its PHY in order to bring support for the panel on Glymur CRD platform. Also describe the voltage regulator needed by the eDP panel. Signed-off-by: Abel Vesa <abel.vesa@linaro.org> Signed-off-by: Abel Vesa <abel.vesa@oss.qualcomm.com> Signed-off-by: Nabige Aala <naala@qti.qualcomm.com>
1 parent 7de7d77 commit 9f27a87

1 file changed

Lines changed: 71 additions & 0 deletions

File tree

arch/arm64/boot/dts/qcom/glymur-crd.dts

Lines changed: 71 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -170,6 +170,22 @@
170170
regulator-always-on;
171171
};
172172

173+
vreg_edp_3p3: regulator-edp-3p3 {
174+
compatible = "regulator-fixed";
175+
176+
regulator-name = "VREG_EDP_3P3";
177+
regulator-min-microvolt = <3300000>;
178+
regulator-max-microvolt = <3300000>;
179+
180+
gpio = <&tlmm 70 GPIO_ACTIVE_HIGH>;
181+
enable-active-high;
182+
183+
pinctrl-0 = <&edp_reg_en>;
184+
pinctrl-names = "default";
185+
186+
regulator-boot-on;
187+
};
188+
173189
vreg_nvme: regulator-nvme {
174190
compatible = "regulator-fixed";
175191

@@ -631,6 +647,47 @@
631647
qcom,dmic-sample-rate = <4800000>;
632648
};
633649

650+
&mdss {
651+
status = "okay";
652+
};
653+
654+
&mdss_dp3 {
655+
/delete-property/ #sound-dai-cells;
656+
657+
status = "okay";
658+
659+
aux-bus {
660+
panel {
661+
compatible = "samsung,atna60cl08", "samsung,atna33xc20";
662+
enable-gpios = <&tlmm 18 GPIO_ACTIVE_HIGH>;
663+
power-supply = <&vreg_edp_3p3>;
664+
665+
pinctrl-0 = <&edp_bl_en>;
666+
pinctrl-names = "default";
667+
668+
port {
669+
edp_panel_in: endpoint {
670+
remote-endpoint = <&mdss_dp3_out>;
671+
};
672+
};
673+
};
674+
};
675+
};
676+
677+
&mdss_dp3_out {
678+
data-lanes = <0 1 2 3>;
679+
link-frequencies = /bits/ 64 <1620000000 2700000000 5400000000 8100000000>;
680+
681+
remote-endpoint = <&edp_panel_in>;
682+
};
683+
684+
&mdss_dp3_phy {
685+
vdda-phy-supply = <&vreg_l2f_e1_0p83>;
686+
vdda-pll-supply = <&vreg_l4f_e1_1p08>;
687+
688+
status = "okay";
689+
};
690+
634691
&pcie3b {
635692
vddpe-3v3-supply = <&vreg_nvmesec>;
636693

@@ -868,6 +925,20 @@
868925
<10 2>, /* OOB UART */
869926
<44 4>; /* Security SPI (TPM) */
870927

928+
edp_bl_en: edp-bl-en-state {
929+
pins = "gpio18";
930+
function = "gpio";
931+
drive-strength = <16>;
932+
bias-disable;
933+
};
934+
935+
edp_reg_en: edp-reg-en-state {
936+
pins = "gpio70";
937+
function = "gpio";
938+
drive-strength = <16>;
939+
bias-disable;
940+
};
941+
871942
pcie4_default: pcie4-default-state {
872943
clkreq-n-pins {
873944
pins = "gpio147";

0 commit comments

Comments
 (0)