Skip to content

Commit 391b96f

Browse files
authored
Fix inv currents for different inverters (#2457)
1 parent 0740af4 commit 391b96f

1 file changed

Lines changed: 9 additions & 4 deletions

File tree

packages/modules/devices/sungrow/sungrow/inverter.py

Lines changed: 9 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -37,16 +37,21 @@ def update(self) -> float:
3737
wordorder=Endian.Little, unit=unit) * -1
3838
dc_power = self.__tcp_client.read_input_registers(5016, ModbusDataType.UINT_32,
3939
wordorder=Endian.Little, unit=unit) * -1
40+
41+
current_L1 = self.__tcp_client.read_input_registers(13030, ModbusDataType.INT_16, unit=unit) * -0.1
42+
current_L2 = self.__tcp_client.read_input_registers(13031, ModbusDataType.INT_16, unit=unit) * -0.1
43+
current_L3 = self.__tcp_client.read_input_registers(13032, ModbusDataType.INT_16, unit=unit) * -0.1
44+
currents = [current_L1, current_L2, current_L3]
4045
else:
4146
power = self.__tcp_client.read_input_registers(5030, ModbusDataType.INT_32,
4247
wordorder=Endian.Little, unit=unit) * -1
4348
dc_power = self.__tcp_client.read_input_registers(5016, ModbusDataType.UINT_32,
4449
wordorder=Endian.Little, unit=unit) * -1
4550

46-
current_L1 = self.__tcp_client.read_input_registers(13030, ModbusDataType.INT_16, unit=unit) * -0.1
47-
current_L2 = self.__tcp_client.read_input_registers(13031, ModbusDataType.INT_16, unit=unit) * -0.1
48-
current_L3 = self.__tcp_client.read_input_registers(13032, ModbusDataType.INT_16, unit=unit) * -0.1
49-
currents = [current_L1, current_L2, current_L3]
51+
current_L1 = self.__tcp_client.read_input_registers(5021, ModbusDataType.UINT_16, unit=unit) * -0.1
52+
current_L2 = self.__tcp_client.read_input_registers(5022, ModbusDataType.UINT_16, unit=unit) * -0.1
53+
current_L3 = self.__tcp_client.read_input_registers(5023, ModbusDataType.UINT_16, unit=unit) * -0.1
54+
currents = [current_L1, current_L2, current_L3]
5055

5156
imported, exported = self.sim_counter.sim_count(power)
5257

0 commit comments

Comments
 (0)