Skip to content

Latest commit

 

History

History
26 lines (12 loc) · 651 Bytes

File metadata and controls

26 lines (12 loc) · 651 Bytes

Mini Projects

A collection of small experimental projects created while learning Linux, Verilog, digital design, and general electronics concepts.
Each mini-project is independent and focuses on building or testing one specific idea.

Verilog & Digital Design

This repository contains a collection of small digital design projects that I implemented while learning Verilog, simulation tools, and basic hardware design.
Each project includes:

  • ✔️ Verilog RTL design
  • ✔️ Testbench
  • ✔️ Simulation using Icarus Verilog
  • ✔️ GTKWave waveform files
  • ✔️ Clear folder structure for easy navigation