Skip to content

Commit fee8f91

Browse files
committed
[Edgecore] Add as4500-52p DTS
CPU: Marvell 98DX3530 with integrated CPU MAC: Marvell 98DX3530 PHY: Marvell 88E1780 x 4 (1G port 16~32) Marvell 88E2780 x 2 (Migi-G port 33-48) DRAM: 8GB(MAC) DDR4 SDRAM AirFlow: Front To Back Function port: 1 x USB port 1 x RJ45 Mgmt port 1 x RJ45 Console port Ethernet Port: 48 x 1G Uplink port: 4xSFP+ PoE: Microsemi PD69208M x 12 + PD69210 x 2 The DTS is for the PR: dentproject/dentOS#285 Signed-off-by: Brandon Chuang <brandon_chuang@edge-core.com>
1 parent e6ed169 commit fee8f91

2 files changed

Lines changed: 434 additions & 0 deletions

File tree

Lines changed: 39 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,39 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2+
/*
3+
* Device Tree For Accton as4500-52p.
4+
*
5+
* Copyright (C) 2021 Marvell
6+
*
7+
*/
8+
9+
#include "accton-as4500-52p.dtsi"
10+
11+
/ {
12+
model = "Marvell AC5X RD board";
13+
};
14+
15+
&mdio {
16+
status = "disabled";
17+
pinctrl-names = "default";
18+
phy0: ethernet-phy@0 {
19+
reg = <0x0>;
20+
};
21+
};
22+
23+
&eth0 {
24+
status = "disabled";
25+
phy-mode = "sgmii";
26+
phy = <&phy0>;
27+
};
28+
29+
&usb0 {
30+
status= "okay";
31+
};
32+
33+
&usb1 {
34+
compatible = "chipidea,usb2";
35+
phys = <&usb1phy>;
36+
phy-names = "usb-phy";
37+
dr_mode = "host";
38+
};
39+

0 commit comments

Comments
 (0)