List view

Feature/wishbone

EnhancementNew feature or requestNew feature or request

InternalMainly internal interface between components.Mainly internal interface between components.

Memory-Mapped

SoC Bus Architecture

Status: Open (in progress).

VHDL/Interfacesnumber 38

#38 In VHDL/Interfaces;

· parhamsoltani opened on Dec 11, 2025