Skip to content

Commit 9c62fde

Browse files
authored
Merge pull request #1042 from TopRichard/eessi-2023.06-grace-Add-support-in-archdetect-for-detecting-NVIDIA/Grace
Add support in archdetect for detecting NVIDIA/Grace
2 parents c9e38e8 + 05cf52a commit 9c62fde

8 files changed

Lines changed: 26 additions & 0 deletions

File tree

.github/workflows/tests_archdetect.yml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,8 @@ jobs:
2323
- aarch64/neoverse_n1/Azure-Ubuntu20-Altra
2424
- aarch64/neoverse_n1/AWS-awslinux-graviton2
2525
- aarch64/neoverse_v1/AWS-awslinux-graviton3
26+
- aarch64/nvidia/grace/Jureca-Rocky95
27+
- aarch64/google/axion/GCP-axion
2628
# commented out since these targets are currently not supported in software.eessi.io repo
2729
# (and some tests assume that the corresponding subdirectory in software layer is there)
2830
# - ppc64le/power9le/unknown-power9le
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,13 @@
11
# ARM CPU architecture specifications (see https://gpages.juszkiewicz.com.pl/arm-socs-table/arm-socs.html for guidance)
22
# CPU implementers: 0x41 (ARM), 0x46 (Fujitsu) - also see https://github.com/hrw/arm-socs-table/blob/main/data/socs.yml
3+
# To ensure that archdetect produces the correct ordering, CPU targets should be listed from the most specific
4+
# to the most general. In particular, if CPU target A is a subset of CPU target B, then A must be listed before B
35

46
# Software path in EESSI | 'Vendor ID' or 'CPU implementer' | List of defining CPU features
57
"aarch64/a64fx" "0x46" "asimdhp sve" # Fujitsu A64FX
68
"aarch64/neoverse_n1" "ARM" "asimddp" # Ampere Altra
79
"aarch64/neoverse_n1" "0x41" "asimddp" # AWS Graviton2
810
"aarch64/neoverse_v1" "ARM" "asimddp svei8mm"
911
"aarch64/neoverse_v1" "0x41" "asimddp svei8mm" # AWS Graviton3
12+
"aarch64/nvidia/grace" "0x41" "sve2 sm3 sm4 svesm4" # NVIDIA Grace
13+
"aarch64/google/axion" "0x41" "sve2 rng sm3 sm4 svesm4" # Google Axion
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
aarch64/google/axion:aarch64/nvidia/grace:aarch64/neoverse_v1:aarch64/neoverse_n1:aarch64/generic
Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
processor : 0
2+
BogoMIPS : 2000.00
3+
Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm jscvt fcma lrcpc dcpop sha3 sm3 sm4 asimddp sha512 sve asimdfhm dit uscat ilrcpc flagm ssbs sb dcpodp sve2 sveaes svepmull svebitperm svesha3 svesm4 flagm2 frint svei8mm svebf16 i8mm bf16 dgh rng
4+
CPU implementer : 0x41
5+
CPU architecture: 8
6+
CPU variant : 0x0
7+
CPU part : 0xd4f
8+
CPU revision : 1
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
aarch64/google/axion
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
aarch64/nvidia/grace:aarch64/neoverse_v1:aarch64/neoverse_n1:aarch64/generic
Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
processor : 0
2+
BogoMIPS : 2000.00
3+
Features : fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm jscvt fcma lrcpc dcpop sha3 sm3 sm4 asimddp sha512 sve asimdfhm dit uscat ilrcpc flagm ssbs sb dcpodp sve2 sveaes svepmull svebitperm svesha3 svesm4 flagm2 frint svei8mm svebf16 i8mm bf16 dgh
4+
CPU implementer : 0x41
5+
CPU architecture: 8
6+
CPU variant : 0x0
7+
CPU part : 0xd4f
8+
CPU revision : 0
Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
aarch64/nvidia/grace

0 commit comments

Comments
 (0)